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As shown in this project the thought of using digital circuits for more than
representing two values is almost as old as the semiconductor. In this thesis
some of the history of multiple-valued circuits is described. One of the
main aims of representing more than two values in a system is to save en-
ergy. Several methods of power saving are mentioned, such as reduction of
Vdd, reduction in swing of signals and power down to mention a few. The
main scope as the title implies is on semi-floating-gate circuits. Also a few
circuits are presented to explain the technology utilized in the practical part
of the project. Finally the use of multiple-valued semi-floating-gate circuits
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Myassignment has it’s basis from a number ofmultiple-valued semi-floating-
gate circuits[1, 2]. These are all based on the semi-floating-gate multiple-
valued semi-floating-gate inverter. I have utilized these circuits in an num-
ber of ways inmy design. It has been used as an inverter, a NAND-gate and
as an adder. Trough this thesis I will introduce the multiple-valued semi-
floating-gate multiplier in two main forms, as a parallel multiplier and as
a serial multiplier. Today the VLSI technology has reached a line where
interconnections rather than devices dominate the use of area, propagation
delay and dynamic power dissipation of a chip. A promising approach to
solving this problem is the use of multiple-valued logic[3].
Chapter two deals with the preliminary theories of multiple-valued logic
and circuits already introduced in earlier articles.
Chapter three contains a description of the serial and parallel multiple-
valued multiplier I have implemented.
Chapter four contains the experiments conducted for this thesis.







Multiple-valued CMOS logic is the study of CMOS logic not restricted to
the normal two values of binary logic, true and false but replaced by fi-
nite or infinitely number of values. It was first invented in 1967 as a di-
gital storage element[4]. Multiple-valued logic circuits has some critical
features related to reduction of the number of the interconnections and the
increased information content per unit area[5], multiple-valued logic and
signals also offers an opportunity to establish an economic balance between
the quantized integrity of binary systems and the information density of
analog systems[6]. Voltage mode multiple-valued logic circuits is a prom-
isingway to solve problems related to overheating and power consumption
and transmission lines in digital logic. Development of these techniques
is important for battery driven applications as these circuits has good fre-
quency versus power efficiency[7, 8, 9, 10]. On the other side multiple-
valued systems require higher noisemargins since logic levels is closer than
in binary logic circuits with the same supply voltage becomes close to one
another[11, 12].
15 years ago the question regarding multiple-valued circuits was funda-
mental; Is it possible to design multiple-valued integrated circuits? Today
the obvious answer is yes. During this time several proposed circuits has
been presented. At the same time the digital, or two valued technology
has also improved[13]. Micro integrated circuits can have benefits from
multiple-valued signals, especially at data communication level because
of the reduced interconnections, reduced area consumption and reduced
crosstalk. A multiple-level approach is a promising way to solve these
problems[14]. Floating-gate systems resembling the biological neuron has
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been proposed,making possible circuits featuring a factor five to ten reduc-
tion in gate count using standard CMOS technologies[15].
In this project a variant of the floating-gate is used, the semi-floating-gate.
By recharging the semi-floating-gates periodically we not only avoid the
problems linked to programming or initializing of the floating-gates, but
we convert the non-volatile floating-gate to a semi-floating-gate. Thus the
control of the actual gate charge in term of predictable long term charge res-
toration becomes easier. The semi-floating-gate is not influenced by a ran-
dom floating-gate charge distortion due to a periodic or frequent charge
restoration or reset. The recharging of the semi-floating-gate is accom-
plished by local recharge transistors temporarily connection the output
to the floating-gate of a gate. All floating-gate circuits need to be initial-
ized either once initially or frequently. The once and for all initialization
is synonymous with programming. By recharging the semi-floating-gate
frequently we avoid problems with any leakage currents and random or
undesired disturbance of the floating-gate charges[16].
2.1 Multiple-valued circuits on the raise, or still in the
dark
Through the ages several number systems have existed. Butwith the growth
of Arabic mathematics around year 1000ADwe have used the Arabic num-
ber system with ten digits. As often the military needs led to a change
in this, the need to fast calculate new trajectories for new artillery can-
nons. This led to the development of artificial methods of calculation dur-
ing the second world war. We got our first real computers. Still today
the largest number crunching machines remains in the service of military
powers around the globe, and they all use two numbers, true and false.
Still, in these 60 years of largely boolean dominance it is possible to find
some small drips of other number systems introduced in literature. But
still there have been no decisive breakthrough formultiple-valued systems.
Although they have always existed, artificial multiple-valued systems, in
the dark corners of mechanical and later electronic computation, ever since
the dawn of artificial computational systems. The use of vacuum tubes
and later the development of the transistor made Boolean mathematics the
natural choice for expressing how computers should work. But the exist-
ence of Post algebra [17, 18] means there should be no theoretical limit-
ations to develop multiple-valued systems. 10-valued systems has been
proposed for ease of adoption to our calculation system, but with 4-valued
memory as one of only a few commercially available products[19, 20, 21],
and then only because of high performance with respect to area consump-
tion, multiple-valued systems have little to no place in todays commercial
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electronic industry. There are other uses of multiple-valued systems in-
cluding controlling large electrical motors. Here multiple-valued logic lets
one operate the motor more efficient by modulating the sinus wave us-
ing several values instead of two[22]. Multiple-valued techniques have not
reached a point where it can be described as a common technique for VLSI-
systems.
Onlywhen some technology is reaching some limit hasmultiple-valued cir-
cuits really come to life. And such a period may be around the corner. With
the transistor reaching the nano scales several predicted unsolved prob-
lems arise. Undesired leakages and gate currents will become larger due
to the short tunnel and the very thin isolation under gates. It is predicted
that leakage will result in equal power consumption for a transistor in a
sub threshold state as in dynamic state. Already one has to use low leakage
versions of transistors in digital design to avoid leakage in the transistors,
that otherwise would effect the reliability of the circuits designed. Produc-
tion techniques, the optical lithography especially is reaching its limit and
will be hard to improve since the size of structures will be smaller than
the wavelength of the light utilized to cut structures into the production
masks used. These wavelengths has been used for several years, introdu-
cing newwavelengths is a much more cumbersome affair than just making
the existing equipment more accurate. It will no longer be practical to use
silicon implementations for debugging a system, mainly the time delay but
also the cost will be much greater due to production difficulties. Midlife
resizing of designs will become harder as the process is not scaled equally
throughout the circuit. Problems will also arise with the introduction of
new materials introduced in production processes. For instance copper is
a very soft metal and is in danger of erosion and out gassing. A circuit
is therefore at risk of changing properties during its lifespan. There is a
need to reduce the number of transmission lines. These lines are taking
up more and more of the chip area. This problem has been sought solved
by increasing the number of metal layers. But this solution gives the rise
to increased possibilities for unwanted crosstalk. Another problem with
transmitter lines is that they will be the main contributor to delay in a cir-
cuit. Another source of concern is the contacts used for connecting different
layers of a chip. These will be increasingly more difficult to reduce in size,
and as they get smaller they will get an increased resistance[23].
The dynamic power consumption of binary circuits is a continuous prob-
lem. Power lines and cooling has to be dimensioned to account for a very
large power consumption. By utilizing voltage mode multiple-valued lo-
gic one can reduce this need for over dimensioning significantly. Binary
systems are becoming more and more area inefficient. With the develop-
ment of sub micron transistors this problem has really come to the surface.
With wires so thin that they will have to be made wider to be good trans-
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mission lines the area reduction effect of new technology is significantly re-
duced. The introduction of copper as material in wires has postponed the
problem[13, 21]. Another problem arising from the sub micron processes
is the limited edge space available for chip communication. The space of
the edge connection grows only linear, while the available space for cir-
cuit logic grows by n2. One way of solving this could be to transport more
information on each connection, by a multiple-valued signal[6]. But high
speed serial links are easier to implement than multiple-valued circuits, to
reducing the number of off chip connections.
One could argue that instead of using simple power-delay product as a
way of describing how well a chip performs, the performance of a logic
integrated circuit should be evaluated by how much functionality that can
be created on a given chip-area related to the power consumption.
Neuron-MOS circuits has also been reported having a great potential in
reconfigurable circuits[24]. One interesting aspect of multiple-valued sys-
tems, especially when looking at neuron-MOS systems is the possibility
to replicate natural neuron systems. With its parallel computing the hu-
man brain is far more efficient on performing many tasks which todays
computers need huge amount of computational power to achieve. This is
particular apparent in tasks involving real time calculations. If we were
able to make systems do calculations and memory lookups as the human
brain does, we could perhaps find ways to make electronic systems inter-
pret images, sounds, smells and such as good as we do ourselves. By im-
plementing parallel algorithms there could be a real breakthrough in such
systems[25]. Withmultiple-valued systems one can also get a significant in-
crease of some variable functions. Particularly Max andMin Functions[19].
All the problems that need to be solved means that there is a need for
design improvements to continuously increase the efficiency of circuits.
This is where multiple-valued circuits in general, and voltage mode in par-
ticular may have their rightful place. Multiple-valued circuits offers some
of the signal integrity of binary circuits, as well as some of the informa-
tion density of analog circuits. Multiple-valued logic systems also has the
advantage of not being noisy. They can therefore operate well in close prox-
imity of pure analog circuitry.
With the techniques used in this thesis several of the above mentioned
problemsmay find its solution. By sending amultiple-valued signal through
one transmission line, more data can be transferred and thus reducing the
number of lines. The communication bottleneck is particularly serious
between memory and logic. Also there is a potential of reduced area con-
sumption both as transmission lines are reduced andmore direct as a result
of using simpler circuits for certain operations. Also reduced need for carry
propagation is possible. Multiple-valued circuits generally implement post
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algebra in contrast to two value circuits which implement boolean algebra.
A correspondence is established between many different voltage or cur-
rent levels and the multiple different values of the algebra. We can deduce
the following consequence from this fact. As the set of multiple different
voltages is totally ordered, the set of multiple different values 0 to m-1 is
totally ordered, as follows: 0 < 1 < 2 < ... < m − 1. Thus, the algebra
corresponding to multiple-valued circuits is the Post algebra[13]. Intercon-
nection capacitances will especially play a very important role in deep sub
micro meter implementations since the fringing capacitances of the inter-
connect capacitance can become a dominant part of the total capacitance
and cease to scale.[26].
2.2 The need for power saving
Much research has been put into increasing the speed of digital systems.
This has lead to increased speed, but also to new challenges. One of these
problems is the power consumption. A CMOS digital circuits has three
major sources of power dissipation. The switching component, direct-path
short circuit current and leakage current. The major component here is
the switching component. This makes this contribution the one which is
the most efficient to reduce and thereby the one needed to be reduced. One
goodway of reducing the need for current for switching is to use a floating-
gate implementation of the inverter. The need for power saving is driven
mainly by two different needs. One, the desire to have large computational
power available in battery driven applications. But even more important
is the second need, at the high end of computation, the need to keep in-
creasingly dense circuits at a temperature where they can operate without
needing cooling systems of unmanageable proportions. Also the introduc-
tion of new materials with better conducting abilities in regard to signals
but worse abilities in regard to transporting heat plays a role here.[23]. In
the world of computing today we surround ourselves with high end com-
puting power used for graphic presentation and other applications with
large need of calculations. Another aspect of power consumption and com-
putation in the future is the demand for applications with need for real
time computation. This is systems such as sound and video compression.
These systemswill normally work at or near the peak of the computational
power of the systems, so there is a real need for using existing techniques of
power saving and introducing new ones[26]. As the transistors shrink and
the supply voltage continue to be reduced, the available headroom is rel-
atively reduced as the threshold voltage does not reduce itself at the same
rate as the supply voltage[27]. Low power design techniques aim to reduce
power dissipation in high performance systems and power consumption
7
in portable equipment. Power dissipation affects packaging, reliability and
heat removal costs. Power consumption relate directly to size and battery
life. For scaled down voltages in deep sub micron technologies phenom-
ena such as gate oxide tunneling and gate induced drain leakage are likely
to become important. The Vdd scaling has mainly been driven by con-
cerns for the reliability of the process, for example the fear of gate oxide
breakdown.[28]. The increased ambient temperature worsens the electro
migration reliability problemswhen the power dissipation of a CMOSVLSI
chip increases[29].
Reduction of Vdd
Scaling down Vdd is one of the most popular power consumption reduc-
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we see that the voltage is the dominating variable, and therefore also the
most efficient to reduce[26, 28]. But reducing the supply voltage is not
something one can do without taking several aspects into consideration.
When the supply voltage creeps under one volt several “new” aspects has
to be taken into consideration. They are new in that respect that the effects
we nowhave to take into consideration has for a large part been neglectable
before. These effects are among others reduction in areas used particularly
in analog systems. It will be more difficult to get a transistor to be any-
thing other than true or false. The reduced level for the threshold voltage
will lead to a need for an artificial high level on this value to be able to
turn a transistor off. High leakage currents will lead to the construction of
low leakages gates which in turn will lead to reduced possibilities to take
advantage of the new possibilities presented by these new techniques.
Reducing the swing of signals
One such new technique is to reduce the swing of a signal, particularly the
clock signal. By reducing the swing on the signal the dynamic power con-
sumption can be significantly reduced, since the consumption is generated
by changing the clock signal from GND to Vdd typically. This is achieved
by reducing the signal to a minimum value above GND and a maximum
value belove Vdd. Up to 32% power saving has been reported for a 250nm
technology. This result is archived by reducing the swing of the clock sig-
nal on the distribution net with a level shifter. And then as close as possible
to where the clock signal is being used increase the signal again by another
level shifter[30].
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Dynamic frequency clocking and multiple voltages
The voltage a particular circuit is given as its Vdd is normally decided
by what processing power you need. Normally this can be traced down
to one or a few critical paths. By finding these critical paths in a design
one can decide where there is a risk of getting bottlenecks in the signal
path. These paths are given the power they need. But less critical paths
can maintain their required processing capabilities with less power. Thus
by providing a circuit with multiple voltages, one can save power. En-
ergy consumption decreases quadratically with voltage. Of course this
give raise to other problems in circuit design such as synchronizing sig-
nals which will travel at different speeds in different parts of a circuit, and
different speeds depending on which routes a signal propagates through a
circuit. Another technique is dynamic frequency clocking. This is a concept
where the frequency of the circuit is changed on the fly depending on the
ongoing operation[31]. Multiple supply voltages has the advantage of al-
lowing modules on the critical paths to use the highest voltage level, thus
meeting the required timing constraints while allowing modules on non
critical paths to use lower voltages, thus reducing the energy consump-
tion. The main idea is to synthesize the design to the regions with different
supply voltages[29]. Dynamic voltage scaling techniques varies the clock
frequency and supply voltage according to workload at run time to reduce
dynamic power and save energy. AMD’sMobile Athelon and Intel’s XScale
are examples of processors using dynamic voltage scaling[32].
Power down
By powering down the circuit when it is not in use obviously saves a lot
of power. The problem with this scheme arise in regards to the powering
up and down of the circuit. For an advanced circuit it is not just to put the
power on and everything works from the first clock cycle. It has to have
a power up sequence to start the system itself and to make sure a possible
existing pipeline is started correct.
Parallelism
This method implies that instead of making a circuit run at high enough
frequency to do a job one designs the circuit to do the job in several paral-
lel pipes. The method of using parallelism to reduce power consumption
has two major disadvantages. It needs a lot of area, and synchronization
problems will have to be solved. [26]
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Semi-floating-gate circuits
Utilizing semi-floating-gate circuits will reduce the maximum power con-
sumption of a circuit. This will lead to two main things. Less heat gener-
ated due to the short circuiting of a circuit. And since the circuit will have a
lower peak consumption of power wiring for power lines can be reduced,
freeing up space for logic and other routing[1].
2.3 Voltage mode? Current mode?
Two kinds of multiple-valued logic circuits based onMOS technology have
been developed, namely the current-mode and the voltage-mode multiple-
valued logic circuits[33]. The actual difference between voltage mode and
current mode circuits comes from the preferences of the different research
groups. Since every circuit node has an associated voltage and every branch
an associated current, and it is a matter of definition which ones represent
signals and which ones do not[34]. Of course there are definitions dividing
current mode and voltage mode systems. One such definition is that when
an application needs multiple different voltage levels for off chip transmis-
sion they are considered voltage mode. When the application corresponds
to implementations of threshold functions the circuits are considered cur-
rent mode[13]. For the work done in this thesis it is worth noticing that
current mode multiple-value system has larger theoretical head room, but
this can only be achieved by time. This means if you need a high head-
room, you have to wait for it, and you can therefore not make fast systems.
This is making current mode system unusable. Also current mode circuits
is getting worse as the transistors becomes smaller and smaller and the
available headroom shrinks[35]. Current mode systems will also have a
static power consumption which in many cases will be unacceptable large.
A solution to this problem is the use of neuron MOS also called vMOS,
or multiple-valued semi-floating-gate techniques. These circuits give less
problem in regard to power consumption. These circuits can be fabricated
by standard CMOS processes, and they have some useful properties, such
as gate-level weighted sum and threshold operations[36, 37, 38]. But it is
worth noting that the work done on current mode may give valuable in-
sight to voltage mode designers who need to build low power, low voltage
or high speed circuits and are ready to trade in gain variations, distortion,
or noise performance to reach their goals[34]. Furthermore only voltage
mode multiple-valued circuits could be used for reducing the number of
wires between different logic blocks[21].
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2.4 New technology; Possibilities or just problems
The continuous development of new technology, here meaning the con-
tinuous effort to reduce the size of the building blocks utilized in VLSI con-
structions leads to new possibilities, new challenges and new problems.
Particular for the problem at hand, multiple-valued systems the reduced
“workspace” is a major disadvantage. The noise margins are getting smal-
ler and smaller making it more difficult to build robust systems.
2.5 Circuit elements
The semi-floating-gate recharge logic has its basis from one article by T.
Shibata and R. Ohmi[38], and a series of articles originating from the De-
partment of Informatics at the University of Oslo[27, 39, 40]. In the article
by Shibata and Ohmi themotivations for introducingmultiple-valued logic
is to reduce the number of transition lines, since these are the ones produ-
cing more and more of the delay, and the increased problems related to er-
rors in transmitter lines. These errors are related to the limitations in trans-
mitter lines concerning how close lines can be placed to each other without
getting crosstalk. They also outline the possibilities of making certain lo-
gical functions using fewer gates. In the articles by Berg et.al. such circuits
have been presented. First the circuits presented by Berg et.al. had a UV-
programmable gate. The floating-gate by this method received its charge
from a programming face done before the chip is used[41]. All the circuits
presented are based on a transistor with floating-gate and multiple-input-
gates that interact capacitively with the floating-gate[36]. These circuits
are suitable for low power circuits. The multiple-valued semi-floating-gate
inverter and its many properties when slightly modified makes it an ideal
start for an adventure into the domain of the world of multiple-valued elec-
tronics. This inverter has a number of properties which makes it a good
choice for a number of boolean and arithmetic operation. As the name sug-
gests its primary function is as an inverter. But slightly modified it can be
made to do other boolean functions such as AND, OR, NAND and NOR.
The same inverter can be utilized as an adder, subtracter and as a memory
element in a latch. Trough the next pages there will follow a description of
the circuits utilized in the design of this assignment in detail and descrip-
tion of others more superficial. Several circuit elements has been proposed
over the years.[42, 43]. By recharging the semi-floating-gate we do not only
avoid the problems linking to programming or initialization of the floating-
gates, but we convert the non-volatile floating-gates to semi-floating-gates.
The control of the actual floating-gate charges in terms of predictable long
term charge restoration becomes easier. The semi-floating-gate is not in-
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fluenced by a random floating-gate charge distortion due to a periodic or
frequent charge restoration or reset[44]. These circuits has good frequency
versus power efficiency, they will benefit from reduced area consumption
in regard to wiring leading to more available area for logic. With the reduc-
tion in wiring one also get the added benefit of reduced crosstalk[45]. One
purpose of multiple-valued semi-floating-gate is to level out power dis-
sipated by a digital system to obtain more suitable logic for mixed mode
design. There are may problems associated with multiple-valued logic
such as noise margins, speed accuracy or precision and memory design.
When using semi-floating-gate we avoid problems linked to programming
or initializing of the floating-gate. By recharging the semi-floating-gate fre-
quently we avoid the problems with leakage currents and random or un-
desired disturbance of the floating-gate charges. When reseting or rechar-
ging a gate the inputs are recharged simultaneously and not set to a ref-
erence voltage normally Vss or Vdd. A random mismatch will effectively
limit the resolution in a multiple-valued system, while a systematic mis-
match (design error) will result in an increased error depending on logical
depth. If a significant systematic error is evident the system will require
more or less frequent conversion to and back from binary representation in
order to refresh the signals[43].
2.5.1 Capacitors
The capacitor is an important part of these circuits. The most important
thing when choosing a capacitor is that it is accurate at the same time as it
should be as low in terms of load as possible. The added load of the ca-
pacitors is the main reason for the semi-floating-gates somewhat reduced
efficiency in terms of frequency. Therefore it is important to have these ad-
ded loads as small as possible. The easy way to improve the accuracy of
a capacitor is to increase the area of which it is made. Therefore the bal-
ancing of load versus accuracy is a big issue in the design of semi floating
circuits. Two capacitors have been implemented, one a poly poly capacitor
and another a fingered several layers metal capacitor. The poly poly ca-
pacitor offers ease of implementation where as the metal capacitor offers
better accuracy and when larger capacitors is needed it does not increase
much in physical size, making it relatively less area hungry than the two
plated poly poly capacitor. See figure 2.1.
2.5.2 Auto-zero
An auto-zero-circuit is necessary for the following circuits to work due to





Figure 2.1: A concept figure of a plate and a finger capacitor. The plate
capacitor offers ease of implementation whereas the finger capacitor offers
more capacitance per unit area.
2.3. This floating-gate need to get a known voltage, and it needs to be
equal in all circuits in a system to get a predictable system. The way we
set the voltage on the gate is to reset it to a known value each clock cycle.
This is done by short circuiting the input of the floating-gate inverter with
the output. To make sure we get the value Vdd/2 on the gate we send a
Vdd/2 signal in on the circuit as the circuit is short circuited. Two auto-zero
circuits has been my main focus through this assignment, though many
more exist. The first one[46], see figure 2.2. This circuit is composed of
two inverters with two extra transistors controlled by the clock. The other
way I have achieved the auto-zero function is by a circuit which is just a
simplified version of the one mentioned. It consists the same two inverters,
but fewer transistors controlling it. Because of this added simplicity this
auto-zero circuit performs slightly better in simulations. I have therefore
used this circuit for my experiments see figure 2.3. Schematic simulation of
the “three transistor version” can be seen in figure 2.4.
2.5.3 Inverter, from a digital tool to a versatile analog find.
We start with a normal inverter as we see in figure 2.5. By adding a reversed














Figure 2.3: Auto-zero-circuit, the “three transistor version”
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Figure 2.7: Semi-floating-gate analog inverter
adjust the amplification. For this to function properly we need to operate
the transistor in saturation. To make it a floating-gate we add a capacitance
on the input side. To be able to control the charge on the floating-gate we
make it a semi-floating-gate. This we achieve by short circuiting the system
regularly, as seen in figure 2.7. As mentioned before, used as an inverter in
a multiple-valued system this inverters amplification can be adjusted. This
is achieved by adding a feed back capacitance to the system. The semi-
floating-gate multiple-valued inverter has a weighted negative feedback
mechanism, and ideally the gain is -1. Ideally the capacitor in front of the
inverter is of the same size as the one coupled in negative feedback, but due
to output conductance and the parasitic capacitance, the negative feedback
capacitance has to be a bit smaller[44]. When the capacitance of the capa-
citor in front of the inverter is equal to the feed back capacitance included
the parasitic capacitances of the transistors we have obtained an inverter
with a gain of one. This property is the main thing here as any gain other
than one will skew a multiple-valued signal. To much gain will make the
signal binary, thereby making the signal impossible to decipher. To little
gain will likewise make the signal shrink so that any later circuits will have
a hard time deciphering the signal and the signal will be lost in this instant
as well. Any transistor or capacitor mismatch will limit the multiple-value
resolution [42, 46, 47, 48]. Assuming that the feedback capacitor Cf includ-
ing the parasitic capacitance of the transistors and input capacitor Ca are
equal see figure 2.7 for reference, the circuit will produce the analog in-
verted output of the input. If the input signal is multiple-valued the output
will be multiple-valued with the same radix and the semi-floating-gate will








Figure 2.8: Two input digital to multiple-valued converter. where the in-
puts have different weights.
2.5.4 Encoder or binary to multiple-value converter
The main idea behind introducing multiple-valued recharge logic is to re-
duce the dynamic power consumption. But we need to realize that the rest
of the world is digital, and therefor converters are needed. In figure 2.8
a digital to multiple-valued converter is shown with simulation plots in
figure 2.9.
2.5.5 Multiple-input semi-floating-gate inverter
The AND, NAND, OR and NOR functions is achieved by modifying the
input of the same inverter described in the previous section and removing
the feedback capacitor. The clocking and the third input of the circuit seen
in figure 2.10, decides if we get a (N)OR or a (N)AND function. We achieve
the NAND and NOR function when the clock is operated normally, if we
reverse the clock we get the AND and OR function with a delay of one
half period as this cause the signal to be latched. The resulting signal is a
normal binary signal with an auto-zero inlaid as shown in figure 2.11. For
the multiplication circuit described later in this thesis the NAND operation
of this circuit was used.
Another feature this circuit can be used for is additive mixing, by applying
two independent signals valid in the same clock phase the signal will be
added. By applying two independent signals valid in different clock phase
the signal will be subtracted[43].
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Figure 2.10: Multiple-input semi-floating-gate inverter
2.5.6 Adder
Another circuit it is worthmentioning is themultiple-valued semi-floating-
gate full adder seen in figure 2.12. When a signal is used as an input a
weight is associated with the signal. The weights can be used in multiple-
input gates to combine signals of different significance[43]. This is what is
exploited in this circuit. Used this way the adder adds a chosen number of
digital or multiple-valued signals to one multiple-valued signal. It can be
made to add signals of different magnitude or of the same magnitude. This
adder has been reported to give less need for carry propagation. It also, as
all multiple-valued semi-floating-gate circuits give less power consump-
tion in terms of peak power consumption and reduced dynamic power
consumption. The area consumption for this adder has been reported to
be 68% less than for its binary counterpart. We can also reduce the number
of transistors required for adding two signals.
2.5.7 Decoder or multiple-value to digital converter.
The analog to digital converting is done by the last part of a full adder
shown in figure 2.12. The simple converter provides binary output and is
used togetherwith simple Digital to Analog Converters to restore or refresh
a multiple-valued signal[49]. It is very difficult to realize a multiple-valued
to digital converter with a small number of conventional transistors be-
cause each of the conventional transistors can detect only two signal levels.
It is expected that the complexity of a multiple-valued digital system can be
greatly reduced if a new device capable of detecting multiple signal levels
is developed.[3].
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Figure 2.12: A Multiple-valued semi-floating-gate fulladder with decoder.
C1 = 43C, C2 =
7




In general memory is a necessary and space demanding part of any ma-
jor logic design. As with all micro-electronic the memory parts of the cir-
cuit has had its size reduced with the rest of the design. But now there
is a need to accelerate this development faster than what increase in litho-
graphic technology can do. This has led to the development of a four level
storage DRAM[50]. When four levels are stored in a single memory cell the
effective cell size is halved. As circuit elements become smaller the domin-
ating area consumer on a chip is wiring. One promising way to reduce the
need for extensive internal wiring is to make the on chip memory multiple-
valued. It is demonstrated that the numbers of interconnections and tran-
sistors in a 5 value associative memory can be reduced to 25% and 53% in
comparison with the corresponding binary implementation.[51]. Memory
is as mentioned in this chapter themost promising field for multiple-valued
circuits. One way of utilizing multiple-valued semi-floating-gate structures
in memory is to use them for the logic in memory, possibly removing com-
munication bottlenecks between memory and logic[52, 53]. One proposal
for analog floating-gate memory has been presented[54]. Another way
memory easily can be made by two analog inverters in a loop, and invert-
ing the clock on the two circuits, in other words a latch. This is shown in
figure 2.13. This memory module has some severe problems in regard to
holding a multiple-valued value for even a few clock-cycles. Only the ti-
niest difference in gain will pull the signal either to one of the rails Vdd
or GND, or to Vdd/2. The easiest way to circumvent this problem is to










Figure 2.13: Memory module
log converter, with an analog to digital converter. This means that any
errors made in a clock cycle, will also be corrected in the same cycle. In
other words we need to refresh multiple-valued signals, converting to and
from binary signals to avoid problems with accumulation of minor voltage
level errors caused by multiple-valued gates[48, 55]. This is a somewhat
more area consuming circuit, but unless the memory is only going to keep
the values for a known very short period it is essential for the guaranteed
functionality of the circuit[2]. Increased memory capacity with the utiliz-
ation of multiple-valued logic, for example when magnetic storage needs
to be replaced with something else. Here the access time is far less critical
than in other types of memory. Here there is a possible niche for multiple-
valued memory[21]. Phase shift is not considered to be a malfunction or a
problem, but merely a question of synchronization[16]. Read only memory
design has been presented by Intel, Motorola and General Instrument and
RAM has been presented by Motorola[13].
2.5.9 Removing the auto-zero signal.
To go from the multiple-valued world back to the digital world when we
have an otherwise binary signal we need to remove the auto-zero element
of the signal. This is done by a circuit working in much the opposite way
of the auto-zero circuit described above. A schematic view of this circuit is





Figure 2.14: Removing the auto-zero component in a signal
2.6 Clocking
Throughout these circuits there has been made an assumption of a perfect
world. There is one problem arising in these circuits if we utilize latching,
the clocking scheme. For the latch used in the memory element using a
two-face clock, one needs the clocks flanks to match perfectly. This is not
easily possible in a large system. The problem is this. With a minimal skew
one will effectively get a degradation of the signal because during some of
the evaluation face the signal will be Vdd/2. This is in general not a good
thing, in a system consisting of multiple-valued circuits it could very fast
become catastrophic. Establishing that this is a major problem the next step
is to try a two face clocking scheme. Analyzing this scheme shows that it
will have the same problems as the first clock. The next step then is to try
three face clocking. This scheme shows promise. Here we are able to isolate
the various in and outputs in a chain of latches, it is a solution. Another
proposed approach to this problem would be a single phased clock, but
making it non overlapping by having a period of each flank at the Vdd/2
level. This could give the necessary safe margin we are after for a robust
system. A fourth and more drastic suggestion for clocking scheme is to use
the clock signal to turn the circuit completely off by reversing source and
drain by using the clock signal for Vdd and GND.
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2.7 Parallel and serial multiplier
By combining the above mentioned circuits I have made a parallel and a
serial multiplier. Using the multiple-input semi-floating-gate inverter for
the AND operation, and using the multiple-valued semi-floating adder for
adding the products. Using the multiple-input floating-gate inverter for
this operation gives great flexibility in the design of the multiplier. We ac-
tually do the first evaluation using only four transistors and three capacit-
ors. The multiple-valued multipliers gets a real advantage when we start
adding the multiplied signals. Depending on the resolution of the adder
usedwe can reduce or eliminate the carry-propagation normally associated
with multipliers. Of course combining the multiplier with a look ahead ad-
der will further reduce the delay caused by carry propagation[56]. In my
design I have tried to use the same building blocks in the entire design.
This should improve the chances of implementing a working circuit[25].
The multipliers are further described in chapter 3.
2.8 Multiple-valued circuits
Multiple-valued logic has the potential of enriching the digital world[19].
Even so multiple-valued circuits has one major problem which binary cir-
cuits has not. As long as the binary signal is above or belove Vdd/2 the sig-
nal will regenerate it’s proper values. Multiple-valued signals have much
less headroom. With a large number of values only a small disturbance
could change the value of the signal. This leads to the a need for refreshing
the signal by converting it to and from binary signals to avoid accumulat-
ing small errors in voltage levels. Although this weakness needs to be ad-
dressedwe can conclude on the basis of past literature that multiple-valued
circuits has the potential of reduced area consumption, reduced power con-
sumption and has the potential of solving some of the problems facing fu-
ture VLSI designs and designers. It also has the potential of providing a
mean of increasing the data processing capabilities per unit area[55]. Re-
duction in the needed die area will also give a corresponding increase in die
per wafer yield[6]. Since one now has the additional design parameter of
power consumption in addition to area and throughput, multiple-valued
circuits may be on the rising[31]. Generally using larger capacitors gives
less problems with mismatch, also noise margins are reduced using lar-
ger capacitors and larger transistors. Transistor and capacitor mismatch
will limit the multiple-valued resolution. A multiple-valued signal need
to be refreshed to ensure its liability by eliminating errors. The number of
radixes should be chosen as a tradeoff betweenwhat you can calculate most
efficiently and what you have to use as input and what you have to repres-
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ent as the output. But systems with radix of two shows most promise. One
can then convert to and from digital systems without using excess logic
since the multiple-valued signal will add up exactly[19, 46, 47]. To minim-
ize the effect of noise, the separation between signal levels should be made
relatively large. However, when a requirement for speed is added to a lo-
gic system, a conflicting requirement on logic value separation is added.
This requirement implies that signal value separation should be made as
small as possible, particularly on generally distributed signal lines[6]. For
multiple-valued circuits to compete successfully against their binary equi-
valent circuits they should show some performance advantages and exhibit
the same exponential performance trends as digital logic[21]. It is possible
and demonstrated that these circuits can be produced in standard fabrica-
tion processes, but a process with a small parasitic capacitance will be bet-
ter suited[11]. Multiple-valued circuits and two valued circuits must not be
seen as competitors. If they are seen as such, then two valued circuits have
already won[13]. Multiple-valued circuits gives the possibility of designing
custom logic systems which should give more efficient systems. What you
do is you remove don’t cares from the system and thereby remove a lot of
unnecessary circuitry[57]. The kind of new ways of designing micro elec-
tronics as described here may be the way to continue to make circuits with
increased efficiency in the future. The multiple-valued semi-floating-gates
proposed can, and has been produced in standard CMOS-technology, and






The philosophy behind my multipliers is this. For the parallel multiplier I
havemade an array ofmultiplier elements, themultiple-input semi-floating-
gate inverter. These elements as in a digital multiplier first produces a
partial answer. This answer is then added in an adder. The serial multi-
plier consists of one multiplier element and several memory elements. The
partial results are fed into the memory elements. These are then sent to a
multiple-valued adder and added there. One thing to note is that due to
how the multiple-valued adder functions it inverts the result. So a NAND-
gate has been used instead of a AND-gate as the element to evaluate the
numbers to be multiplied.
3.1 Parallel multiple-valued multiplier
An alternative way to implement a multiplier is to utilize multiple-valued
semi-floating-gate adders and themultiple-input semi-floating-gate inverter
earlier described. Themultiplier resembles a digital array-multiplier. In the
digital multiplier the two numbers which is going to be multiplied is fed
two and two of the same weight in to the array. Then an AND operation is
done on the numbers. This operation is a straight forward operation when
donewith only two bits and is efficient. The problemwith the digital array-
multiplier starts when all the results of the AND operation is to be added
together. Here we face the risk of massive congestion of the carry signal or
bit. Ways to avoid these problems have been investigated and better solu-
tions than driving the carry throughwith brute force has been proposed. In

























































































































































































Figure 3.1: The parallel multiplier with the corresponding inputs from table







5 4 3 2 1
Table 3.1: This table illustrates the parallel multiplier with the inputs A
through F being evaluating giving the partial results from AD through
CF and showing the respective partial results weight. The numbers one
through five illustrates the multiplied result.
do the AND operation and the multiple-valued semi-floating-gate adder to
do the addition.
The multiplication method used in my parallel multiplication is this: Fa-
cing two binary numbers I use the boolean NAND operation on the bits of
the same weight. I use a NAND operation since this operation reverses the
inversion done by the latter adding stage and it also does not give the half
clock cycle delay which the AND operation would have given the signal.
The results of these NAND operations of the same weight is then added to-
gether by a string of adders. For the horizontal line there is no limit for the
multiplication possible. But for the vertical line the number of multiplica-
tions possible before one needs a carry bit is determined by the number of
levels one will allow in the signal. It is in this adding procedure that the
multiple-value scheme comes to its right. as the problem with propagating
the carrier bit trough the network is at best removed completely, or at the
very least reduced significantly. In table 3.1 and in figure 3.1 the concept is
illustrated. The partial results with equal weight is added together. These
partial results again could then be added with a multiple-valued semi-
floating-gate adder. By designing the system in this manner one would
get a system with an output in one clock cycle. No carry propagation, no
delay. In figure 3.2 a simulation is shown of the corresponding signals from
table 3.1 and figure 3.1.
3.2 Serial multiple-valued multiplier
After the parallel multiplier was implemented I came up with the thought
to utilizing the multiple-input semi-floating-gate inverter for serial mul-
tiplication in combination with a multiple-valued memory element. The
memory element used is the one described in section 2.5.8. The serial mul-
tiplication is made up of one multiplication element, the multiple-input
29































































































































































Figure 3.3: The serial multiplier
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Figure 3.4: Serial multiplier 50MHz schematics and layout simulation. The
blue output line illustrating the schematic simulation, and the red line il-
lustrating the layout simulation.
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semi-floating-gate inverter which performs a NAND operation on two di-
gital signals. This circuit is illustrated in figure 3.3. The partial results
are then stored in different memory cells. A control signal is determin-
ing which cell is getting the signal. When the first steps in the process is
done an adder adds the partial results and the result is given. A plot of a
simulation of this circuit is shown in figure 3.4. The serial multiplier util-
izes another feature of the semi-floating-gate inverter. Namely used as a
memory element. Here it is not possible to generate the answer in one clock
cycle, because of inherent time delay in thememory cell itself. Thememory
design is the main challenge here. The memory need to hold the value long
enough as mentioned before. For this circuit I have used the simplest form
of memory, and it is working, but would not be good enough to hold the
values for a larger system where the value would have to be held for a
longer period of time.
3.3 Multiple-valued multipliers, so what?
The foremost advantage of the multiple-valued multiplier is the option to
reduce the use of carrier-bits needing to propagate through the circuit. This
option will make multiple-valued systems more flexible in terms of use as
the real speed of a system consisting of multiple-valued elements will in-
crease. This increase is necessary to achieve the demands set forth for new
technologies to gain a foothold in a set paradigm. To overcome a paradigm
one not only has to demonstrate that a system is equally good, it has to be
better and it has to have a potential of improvement in the near and dis-
tant future. Of course the other advantage and disadvantages of multiple-
valued semi-floating-gates mentioned earlier will exist for the multipliers
as well. Particularly the reduced power consumption will be a good thing
now and in the future. The multiple-input semi-floating-gate inverter of-
fers advantages in the ways of power dissipation and simplicity of design
in comparison to the digital AND-gate. Using only one inverter, three capa-
citor and two transistors for the necessary clock signal to set a value on the
floating-gate we have a very neat design. Further, and more beneficial even
than the multiple-input semi-floating-gate inverter is the multiple-valued
semi-floating-gate adders properties for this design. It offers a way to add
a number of the results from the gate making the NAND operation. Mean-
ing that using this adder one is not restricted to using one adder for each
AND-gate as in a conventional design. By using multiple-valued adders
it is possible to reduce the number of adders needed significantly. In my
design I have chosen to add results of the same power. By doing this I have
achieved a reduction of adders in a three by three array from three digital
half adders and six digital full adders to five multiple-valued adders. Also
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serial multiplication, involving a memory element gives great flexibility in
design options in regards to how the numbers being evaluated could be




To test my designs I started with simulating and making the layout for a
350nm chip. This process was a fairly straight forward process as several
chips in this process has been design at the group. This chip resulted in a
working parallel and serial multiplier. Also test elements of structures used
in the respective multipliers was made and available for taking measure-
ments on this chip. An auto-zero element, themultiple-input semi-floating-
gate inverter and the memory module are among these test elements. Dur-
ing the project a possibility for producing a chip in a for us new technology,
a 112nm technology became available. Two fellow students working on an
ultra-wideband project had free pads on their chip and was willing to let
me use some of the available pins. Originally I intended to make a 8x8
array-multiplier on this chip. But as we got more knowledge on the new
process we found several challenges. What affected my test element on this
chip the most at first was that the number of pins was reduced. In our ori-
ginal assessment of the availability of pins we thought it would be about as
on the other processes we knew where for instance one pin is enough for
Vdd for padframe and circuit elements and another pin for GND for pad-
frame and circuit elements. But that was not the case here, not only was
it required to separate the pad-ring and the elements powersupply, it was
also required to have powersupply pads for the padframe evenly spaced
around the frame. Due to this the test element made for this chip was re-
duced to a 2x2 parallel multiplier. Also the ultra-wideband test elements
required possibilities for high frequency input and outputs. So a PCB was
produced to accommodate these requirements. Therefore I also construc-
ted my 120nm test element to be measured at a high frequency.
The two processes used in this thesis is of two different generations when
it comes to CMOS processing. Whereas the 350 nm technology is as one
would expect, a process where the gate and line delay is reduced from the
previous processes (600 and 800nm). The 120nm process may be the first
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process utilized here at this groupwhere the gate delay continues to reduce
in a new process, but the transmission delay between gates is significant
increased. Resulting in more area available for design of logic circuits, but
not necessary giving anything in the way of increase in speed[23]. Other
challenges one faces utilizing minimum transistors in a process like the 120
nm process is the very short tunnel one gets under the gate of the transistor.
Also due to the small sizes of the structures in the 120nm process the poly
can not only be n-doped. The gate over the p-MOS is p-doped. This is to
make the p-MOS better.
4.1 The 350nm chip
The implementation in the 350 nm technologywas done as a normal design
process. First the circuit was made in schematic to test the logic functions
of the circuit. Then the system was transferred to layout and further sim-
ulations was conducted to verify the design. Finally the design was tested
physically by measuring on an actual chip.
The circuit elements implemented on the 350nm chip is made using min-
imum sized transistors and as small capacitors as was practical to balance
(5fF) as the minimum or unit capacitor. The circuits was designed to func-
tion at a supply voltage of 2V. The circuit elements on this chip was found
to be working as illustrated by the measurements of the parallel multiplier
in figure 4.1. The parallel multiplier multiplies two three bit numbers. The
serial multiplier implemented has only threememory elements limiting the
size of the numbers it can multiply.
On this chip I also implemented some of the circuits used in the system by
themselves so it would be possible to measure them on their own. In figure
4.2 such a measurement is made of the auto-zero circuit. That this circuit
functions properly is very important as it is used for all the input-signals in
all the systems implemented.
4.2 The 120nm chip
Designing systems in the 120nmprocesswasmore challenging than design-
ing the system for the 350nm chip. The circuits on this chip was designed to
functionwith a supply voltage of 900mV. Asmentioned before the pad-ring
was one obstacle. In the 350nm design I used simple poly poly capacitors
to make the needed capacitors for the design. In the 120nm process used
here a- second poly layer is not available. Also due to mismatch between
the hit-kit and the cad-software used it was not possible to extract para-
sitic capacitors as one would normally do. So it was not possible for me to
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Figure 4.1: Measurement of the 350nm parallel multiplier at 4kHz.
37






















Figure 4.2: Measurement of the auto-zero circuit at 500Hz.
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Figure 4.3: Measurement of the 120nm parallel multiplier at 2.5 MHz.
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make my own capacitors. This left me with only one option for capacitor,
one included in the designkit. This was a capacitor with minimum capacit-
ance of 18fF. This is a much larger capacitor than I would have liked to use.
But since there was no alternative the transistors were scaled up to match
the large capacitors. Since the size of the design shrinked dramaticly from
the one initially planed, the 8x8 array, I instead focused on making a cir-
cuit which it would be possible to measure at high frequencies. Therefore
the multiplied signals was transferred frommultiple-level signals to digital
signals, and the auto-zero component was removed. This was done so that
the signal could be buffered. The buffers was used to boost the signal of
the chip. In figure 4.3 a few outputs from the chip is shown. These outputs
are clearly digital, but they are not logically correct. There could be several
reasons for this. My twomain theories for this error is that multiple-valued
signal has been skewed internally on the chip or that the problem origin-
ates on the PCB. Even though there was no option for extracting parasites
on this design during the design process the design for the 2x2 array is
mainly digital, and with the relatively large capacitors and transistors the
design should be robust.
4.3 PCB
Due to high frequency demands in testing the 120nm multiplier, possibly
up to several hundred MHz, a PCB had to be developed for the test setup.
This was done in cooperation with two other students having test elements
on the same chip. The PCB was developed using a CAD tool and it was
produced externally by Elprint. One major challenge in the design of this
board was the frequency demands. It proved hard to find components
matching our speed requirements and at the same time being willing to
chip small quantities of those elements. The entire process from learning
the CAD tool through finding the right components to ordering the board
from themanufacturer was done by us. To get the frequency desired for the
clock and input signals the PCB was design to multiply the input-signal,
and divide it to the different chip inputs. During measurements it became
apparent that the board picked up very much noise from the surrounding
area, making measuring hard. The amount of noise observed is among the
reasons why I think the measuring problems for this chip may lay with the
PCB.
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Conclusion and proposals for
further work
Through this thesis several powersaving methods has been descibed. One
of these methods, the mutiple-valued semi-floating-gate has been used for
practical experiments. I have simulated and implemented a serial multi-
plier and a two different parallel multipliers, using the semi-floating-gate
circuits. These circuits has been produced in a 350nm technology and in
a 120nm technology. I have also implemented some other test circuits,
the multiple-input semi-floating-gate inverter being the most important
of these. The parallel and serial multiplier has been implemented using
commercially available software and standard processes. They have been
shown to function in simulations and in measurements.
5.1 Further Work
A simpler PCB could be designed to verify the logical function of the 120nm
chip.
To further improve on the multiplier design several approaches could be
made. Several other multiplying schemes exists. Implementing the multi-
plier using a better design than the array-multiplication would further im-
prove on the multipliers performance. Also implementing the multiplier
using other adders, like carry lookahead adders would benefit the multi-
plier.
The above mentioned improvements are fairly straight forward to imple-
ment. Implementing some of the other powersaving techniques mentioned
such as reducing the swing of internal signals and parallelism would be
very interesting to try to implement.
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Also new multiple-valued circuit designs is published from time to time,
implementing the designsmentionedherewith othermultiple-valued tech-





The software used to produce the various hardware described through
this thesis, and the production of this document:
• Cadence 5.0 for design and simulation of the chip produced in the
AMS 350nm process.
• Cadence 4.4.6 for design and simulation of the chip produced in the
ST Microelectronics 112 nm process.
• Cadence Concept for schematic design of the PCB.
• Cadence Allegro for layout design of the PCB.
• LYX for documentation.
• JabRef for generating bib-TEX database.
• Illustrator CS for drawing illustrations.
• Matlab 7.0 for measurements and plotting.
To produce the hardware the following manufacturers were used:
• AMS for 350nm chip.
• CMP for 120nm chip.
• Elprint for PCB production of FR-4 four layer PCB.
• Nor-Team for modifications on the PCB.
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To test the two chips the following instruments were used:
For the 350nm chip:
• Hewlett Packard E3610A DC power-supply.
• Hewlett Packard E3614A DC power-supply.
• Hewlett Packard 54503 oscilloscope.
• TTi TGA1244waveform generator.
For the 120nm Chip:
• Agilent infiniium 54855A DSO 6GHz/GSa/a Oscilloscope
• Agilent E3631A triple output DC power supply
• Hewlett Packard 85024A 300kHz-3GHz High Frequency Probe





Pinout table for the 120nm chip:
Description Function Pin number
Vdd for system Vdd 77
GND for system GND 78
Clock for system Clk 79
Input circuit 1 In 81
Input circuit 2 In 82
Input circuit 3 In 83
Output Circuit 1 Out 84
Output Circuit 2 Out 1
Output Circuit 3 Out 2
Output Circuit 4 Out 3
Multiple-valued signal out Out 4
Output Circuit 4 In 5
Output Circuit 5 In 6
Output Circuit 6 In 7
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Pinout table for the 350nm chip:
Description Function Pin number on socket
Ground for systems and pad ring GND B4
Vdd for systems and pad ring Vdd A4
Clock for system Clk D1
Clock inverted for system Clk_inv E3
In auto-zero circuit In D2
Out auto-zero circuit Out C1
Out serial multiplier Out E1
Input serial multiplier, memory Ctrl In E2
Input serial multiplier, memory Ctrl In F2
Input serial and parallel multiplier In F3
Input serial and parallel multiplier In G3
Input serial and parallel multiplier In G1
Input serial and parallel multiplier In G2
Input serial and parallel multiplier In F1
Input serial and parallel multiplier In H1
Input serial and parallel multiplier In H2
Input serial and parallel multiplier In J1
Output parallel multiplier Out L3
Output parallel multiplier Out K4
Output parallel multiplier Out L4
Output parallel multiplier Out J5
Output parallel multiplier Out K5
Output parallel multiplier Out L5
Output parallel multiplier Out K6
Output parallel multiplier Out J6
Output parallel multiplier Out J7
Output parallel multiplier Out L7
Output parallel multiplier Out K7
Output parallel multiplier Out L6
Input parallel multiplier In L8
Input parallel multiplier In K8
Input parallel multiplier In L9
Input parallel multiplier In K11
Input parallel multiplier In J11
Input parallel multiplier In H10
Input parallel multiplier In H11
Input parallel multiplier In F10
Input Multi-input-inverter with auto-zero In G10
Input Multi-input-inverter with auto-zero In G11
48
Input Multi-input-inverter with auto-zero In G9
Output Multi-input-inverter with auto-zero Out F9
Input Multi-input-inverter In F11
Input Multi-input-inverter In E11
Input Multi-input-inverter In E10
Output Multi-input-inverter Out E9
Memory cell In In A7
Memory cell Ctrl In C7
Memory cell Ctrl In C6




Layout of various circuits
Figure C.1: Layout of the auto-zero circuit used in the 350nm chip.
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Figure C.2: Layout of the multiple-input inverter used on the 350nm chip
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Figure C.3: The adder used on the 350nm chip
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Figure C.4: Thememory element for the serial multiplier on the 350nm chip
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Figure C.5: The parallel multiplier on the 350 chip
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Figure C.6: The serial multiplier on the 350nm chip
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Figure C.7: The entire 350nm chip with pad-frame
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Figure C.8: One of the adders used in designs for the 112nm chip. Note the
large capacitors to the left and in the bottom.
58













% Innganger på kretsen
bunn = [-2048];
topp = [2047];











klokke = [klokke topp];












































%subplot(4,1,4), plot(t,Inn1); ylabel(’Ch1=In1 (V)’);
%subplot(4,1,3), plot(t,Inn2); ylabel(’Ch2=In2 (V)’);
%subplot(4,1,2), plot(t,CLKinv); ylabel(’Ch3=CLKinv (V)’);



















































































% Dump oscilloscope values
% DumpSpes1;
%ScreenDumpSimple




plot(channelX(1,:), channelY(1,:)); grid on;
% ! save chip1_anainv1inp_m1.mat
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An example of matlabscript used to generate plots.
function createfigure(data1, data2, data3)
%CREATEFIGURE(DATA1,DATA2,DATA3)
% DATA1: vector of y data
% DATA2: vector of y data
% DATA3: vector of y data
% Auto-generated by MATLAB on 02-May-2007 17:29:26
% Create figure
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